About: covid:PMC7343426

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: covid:PMC7343426 Goto Sponge NotDistinct Permalink

An Entity of Type : owl:Thing, within Data Space : wasabi.inria.fr associated with source document(s)

Attributes	Values
Creator	Dörflinger, Alexander Guan, Yejun Michalik, Harald Michalik, Sönke Michalik, Sören Naghmouchi, Jamin Pionteck, Thilo Trinitis, Carsten Brinkmann, André Karl, Wolfgang Lankes, Stefan Tomforde, Sven
is schema:about of	named entity 'Processors' named entity 'ECC Memory' named entity 'Fault Tolerant' named entity 'ECC' named entity 'instruction fetch unit' named entity 'ECC' named entity 'GShare' named entity 'ECC' named entity 'ECC' named entity 'ECC' named entity 'benchmark tests' named entity 'L1 caches' named entity 'error correction code' named entity 'RISC-V' named entity 'error rates' named entity 'ECC' named entity 'Verilog' named entity '28 nm' named entity 'in-order processor' named entity 'RISC-V' named entity 'voltage' named entity 'error correction' named entity 'Encoding and Decoding' named entity 'microprocessor' named entity 'Coremark' named entity 'fault tolerant' named entity '2-bit' named entity '64 bit' named entity 'object oriented' named entity 'ECC' named entity 'ported' named entity 'superscalar' named entity 'high performance' named entity 'SoC' named entity 'HDL' named entity 'lockstep' named entity 'parity bit' named entity 'RISC-V' named entity 'low-power' named entity 'ISO26262' named entity 'HDLs' named entity 'Single Event Effects' named entity 'processor cores' named entity 'ASIC' named entity 'RISC-V' named entity 'macros' named entity 'GHz' named entity 'Hardware components' named entity 'error correction' named entity 'LEON3' named entity 'ECC' named entity 'radiation-tolerant' named entity 'ECC' named entity 'RISC-V' named entity 'free and open' named entity 'safety-critical' named entity 'RISC-V' named entity 'SEC' named entity 'line of code' named entity 'ECC' named entity 'FPGA' named entity 'Microchip Technology Inc.' named entity 'non-blocking' named entity 'tapeout' named entity 'standard cell libraries' named entity 'in-order' named entity 'embedded memory' named entity 'SEC-DED' named entity 'register file' named entity 'TSMC' named entity 'Microsemi' named entity 'HDLs' named entity 'ECC' named entity 'fault tolerance' named entity 'SEC-DED' named entity 'virtual memory' named entity 'bit error' named entity 'RISC-V' named entity 'Verilator' named entity 'Dhrystone' named entity 'clock cycle' named entity 'ECC' named entity 'UC Berkeley' named entity 'cache line' named entity 'inputs and outputs' named entity 'ECC' named entity 'instruction cache' named entity 'FPGAs'

Attributes

Values

Creator

Dörflinger, Alexander
Guan, Yejun
Michalik, Harald
Michalik, Sönke
Michalik, Sören
Naghmouchi, Jamin
Pionteck, Thilo
Trinitis, Carsten
Brinkmann, André
Karl, Wolfgang
Lankes, Stefan
Tomforde, Sven

is schema:about of

named entity 'Processors'
named entity 'ECC Memory'
named entity 'Fault Tolerant'
named entity 'ECC'
named entity 'instruction fetch unit'
named entity 'ECC'
named entity 'GShare'
named entity 'ECC'
named entity 'ECC'
named entity 'ECC'
named entity 'benchmark tests'
named entity 'L1 caches'
named entity 'error correction code'
named entity 'RISC-V'
named entity 'error rates'
named entity 'ECC'
named entity 'Verilog'
named entity '28 nm'
named entity 'in-order processor'
named entity 'RISC-V'
named entity 'voltage'
named entity 'error correction'
named entity 'Encoding and Decoding'
named entity 'microprocessor'
named entity 'Coremark'
named entity 'fault tolerant'
named entity '2-bit'
named entity '64 bit'
named entity 'object oriented'
named entity 'ECC'
named entity 'ported'
named entity 'superscalar'
named entity 'high performance'
named entity 'SoC'
named entity 'HDL'
named entity 'lockstep'
named entity 'parity bit'
named entity 'RISC-V'
named entity 'low-power'
named entity 'ISO26262'
named entity 'HDLs'
named entity 'Single Event Effects'
named entity 'processor cores'
named entity 'ASIC'
named entity 'RISC-V'
named entity 'macros'
named entity 'GHz'
named entity 'Hardware components'
named entity 'error correction'
named entity 'LEON3'
named entity 'ECC'
named entity 'radiation-tolerant'
named entity 'ECC'
named entity 'RISC-V'
named entity 'free and open'
named entity 'safety-critical'
named entity 'RISC-V'
named entity 'SEC'
named entity 'line of code'
named entity 'ECC'
named entity 'FPGA'
named entity 'Microchip Technology Inc.'
named entity 'non-blocking'
named entity 'tapeout'
named entity 'standard cell libraries'
named entity 'in-order'
named entity 'embedded memory'
named entity 'SEC-DED'
named entity 'register file'
named entity 'TSMC'
named entity 'Microsemi'
named entity 'HDLs'
named entity 'ECC'
named entity 'fault tolerance'
named entity 'SEC-DED'
named entity 'virtual memory'
named entity 'bit error'
named entity 'RISC-V'
named entity 'Verilator'
named entity 'Dhrystone'
named entity 'clock cycle'
named entity 'ECC'
named entity 'UC Berkeley'
named entity 'cache line'
named entity 'inputs and outputs'
named entity 'ECC'
named entity 'instruction cache'
named entity 'FPGAs'

Faceted Search & Find service v1.13.91 as of Mar 24 2020

Alternative Linked Data Documents: Sponger | ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3229 as of Jul 10 2020, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (94 GB total memory)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software